INTRODUCTION
Ever since the introduction of patchboards for allowing storage of analog-computer programs, the desirability of having a remotely controlled switch matrix to replace the analog patchboard has been evident. Only recently, however, has automatic patching received widespread interest and study 1, 2, 3. One reason for this is the current widespread availability of hybrid computer systems, with the result that the automatic patching program can be stored and implemented through the general-purpose digital computer. Not In the paragraphs to follow we will describe the details of an automatic-patching system for the AD/FOUR analog/hybrid computer shown in Figure l . As of the writing of this paper more than 60 AD/FOUR computer systems are operating in the field, many of them interfaced with general-purpose digital computers. Because the design of this computer reduces the number of switch elements needed to mechanize an efficient automaticpatching system, it was decided to add this capability to the existing system as opposed to designing a completely new system from scratch. This has the advantage that , AD/FOUR systems in the field can be updated to < include automatic patching.
_
The next section describes the configuration of the automatic patching system. Following sections present an example application, discuss diagnostic considerations, and summarize the system capabilities when operating in a time-shared mode using remote terminals. .. Figure 3 shows the circuit schematic within a given field for the summer-integrator and DCU switch matrix. Each bipolar output of the summer-integrators in the field is permanently patched to a pair of DCU's, utilizing 16 x 2 = 32 DCU's (amplifiers 200, 201, etc. in Figure 3 ). Each output of an additional 8 bipolar amplifiers (100, 101, etc. in Figure 3 ) is patched permanently to four DCU's, utilizing 8 x 4 = 32 DCU's. The input to each of these 8 amplifiers can be switched to any of the 16 summer-integrator outputs. Thus all summer integrators drive a minimum of 2 DCU's, and can be programmed additionally to drive a total of 6, 10, 14, etc., DCU's.
The output of each of the 64 DCU's in the computer in Figure 3 can be programmed to any of the 16 summerintegrator input summing junctions, or to any of the 12 multiplier Y-input buffer-amplifier summing junctions (see Figure 4) . Thus a 64x28 summing-junction switch matrix for DCU outputs is represented by the circuit in Figure 3 Figure 4 shows the schematic for the connections to the 12 multipliers within a given field. The bipolar X inputs for each multiplier are permanently wired to specific summer-integrator outputs. The bipolar Y inputs are each programmed to the outputs of the 12 bipolar summers in the field. The summing junctions of these amplifiers are in turn switchable to the outputs of any of the 64 DCU's in the field (see Figure 3 ). In addition, there is a DRU permanently patched to the input of each of the 12 Y input buffer amplifiers, allowing a programmable bias into each multiplier Y input.
Extensive study of typical analog programs has shown that the X inputs to multipliers are seldom all independent. For this reason the multiplier X inputs are assigned to summer-integrator outputs using the configuration shown in Figure 5 . The first four multipliers are assigned, respectively, to the first four summer-integrators. The fifth multiplier (no. 221) has its X input assigned to the fourth amplifier (no. 211), and the sixth multiplier (no. 222) has its bipolar X input patched to the common terminal of a 3-position, double-pole relay (nos. 220, 221). The The graph in Figure 6 illustrates the function-generation method when applied to a function of one variable. Between breakpoints xi and xi+ 1 the function f(x) is represented as having intercept ai and slope bi, i.e., f(x)=ai+bix. The mechanization is achieved by terminating two DCU's in amplifier 1, as shown in the figure.
Whenever x crosses over into a new zone, e.g., between xi+ 1 and xi+2, the two DCU's are updated to represent ai+ I and bit+ 1, respectively, the intercept and slope in the new zone.
High-speed detection of the zone in which x is located is achieved by a special dual comparator with digitallyprogrammed bias inputs xi and xi+ 1. Whenever x passes outside the zone bounded by xi and xi+ l, the gate shown in Figure 6 Figure 4 for multipliers is preserved. For example, the Y-input bipolar buffer amplifier is used to terminate the sin x and cos x fixed dfg (still with summing-junction output and hence output switches).
INTERFIELD PATCHING
Up to now we have only described the circuit configuration needed to patch automatically the connections within one field. It is, of course, also necessary to implement interconnections between each of the fields (three-fields maximum; see Figure 2 ). This is accomplished in the following two ways:
I. Figure 3 ). Figure 8 is 6 instead of 2. The first 3 bits of the data word give the field to which the switch is to be connected, the next 3 the area, the next 3 the number. In each case the switch goes to an amplifier. Thus the following list would be required to implement the switch settings in Figure 8 
